



## STD2NC40-1

N-CHANNEL 400V - 4.7Ω - 1.5A IPAK

PowerMesh™ II MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD2NC40-1	400V	<5.5Ω	1.5A


- TYPICAL R<sub>DS(on)</sub> = 4.7Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- NEW HIGH VOLTAGE BENCHMARK
- GATE CHARGE MINIMIZED

### DESCRIPTION

The PowerMESH™ II is the evolution of the first generation of MESH OVERLAY™. The layout refinements introduced greatly improve the Ron\*area figure of merit while keeping the device at the leading edge for what concerns switching speed, gate charge and ruggedness.


### APPLICATIONS

- SWITCH MODE LOW POWER SUPPLIES (SMPS)
- CFL



IPAK  
(SUFFIX "-1")

### INTERNAL SCHEMATIC DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	400	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	400	V
V <sub>GS</sub>	Gate- source Voltage	±30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	1.5	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	0.95	A
I <sub>DM</sub> (■)	Drain Current (pulsed)	6	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	30	W
	Derating Factor	0.24	W/°C
dv/dt	Peak Diode Recovery voltage slope	3.5	V/ns
T <sub>stg</sub>	Storage Temperature	-60 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(●)Pulse width limited by safe operating area

(1)I<sub>SD</sub> ≤ 1.5A, di/dt ≤ 100A/μs, V<sub>DD</sub> ≤ V(BR)DSS, T<sub>j</sub> ≤ T<sub>JMAX</sub>.

## STD2NC40-1

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	4.16	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	100	°C/W
Rthc-sink	Thermal Resistance Case-sink Typ	1.5	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	275	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	1.5	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	125	mJ

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	400			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±30V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.7 A		4.7	5.5	Ω
I <sub>D(on)</sub>	On State Drain Current	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , V <sub>GS</sub> = 10V	1.5			A

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , I <sub>D</sub> = 0.7A		1.1		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		108		pF
C <sub>oss</sub>	Output Capacitance			22.5		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			0.4		pF

## ELECTRICAL CHARACTERISTICS (CONTINUED)

## SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 200V$ , $I_D = 0.7A$ $R_G = 4.7\Omega$ , $V_{GS} = 10V$ (see test circuit, Figure 3)		7.5		ns
$t_r$	Rise Time			12		ns
$Q_g$	Total Gate Charge	$V_{DD} = 320V$ , $I_D = 1.5A$ , $V_{GS} = 10V$		6.1	8.2	nC
$Q_{gs}$	Gate-Source Charge			2.1		nC
$Q_{gd}$	Gate-Drain Charge			2.4		nC

## SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_r(V_{off})$	Off-voltage Rise Time	$V_{DD} = 320V$ , $I_D = 1.5A$ , $R_G = 4.7\Omega$ , $V_{GS} = 10V$ (see test circuit, Figure 5)		20		ns
$t_f$	Fall Time			27		ns
$t_c$	Cross-over Time			29		ns

## SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				1.5	A
$I_{SDM}(1)$	Source-drain Current (pulsed)				6	A
$V_{SD}(2)$	Forward On Voltage	$I_{SD} = 1.5A$ , $V_{GS} = 0$			1.5	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 1.5A$ , $di/dt = 100A/\mu s$ , $V_{DD} = 100V$ , $T_j = 150^\circ C$ (see test circuit, Figure 5)		180		ns
$Q_{rr}$	Reverse Recovery Charge			625		nC
$I_{RRM}$	Reverse Recovery Current			5		A

Note: 1. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 %.  
2. Pulse width limited by safe operating area.


## Safe Operating Area




## Thermal Impedance




### Output Characteristics




### Transfer Characteristics




### Transconductance




### Static Drain-source On Resistance




### Gate Charge vs Gate-source Voltage




### Capacitance Variations




### Normalized Gate Threshold Voltage vs Temperature




### Normalized On Resistance vs Temperature




### Source-drain Diode Forward Characteristics



**Fig. 2: Unclamped Inductive Waveform**




**Fig. 4: Gate Charge test Circuit**



## TO-251 (IPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
B	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
B3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
H	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039



0068771-E

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>